

US009142659B2

(12) United States Patent

Dora et al.

(54) ELECTRODE CONFIGURATIONS FOR SEMICONDUCTOR DEVICES

(71) Applicant: Transphorm Inc., Goleta, CA (US)

(72) Inventors: Yuvaraj Dora, Goleta, CA (US); Yifeng

Wu, Goleta, CA (US)

(73) Assignee: **Transphorm Inc.**, Goleta, CA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/211,104

(22) Filed: Mar. 14, 2014

(65) **Prior Publication Data**

US 2014/0197421 A1 Jul. 17, 2014

Related U.S. Application Data

(62) Division of application No. 13/040,940, filed on Mar. 4, 2011, now Pat. No. 8,716,141.

(Continued)

(51)	Int. Cl.	
	H01L 29/872	(2006.01)
	H01L 29/778	(2006.01)
	H01L 29/16	(2006.01)
	H01L 29/20	(2006.01)
	H01L 29/417	(2006.01)

(52) U.S. Cl.

(10) Patent No.:

US 9,142,659 B2

(45) **Date of Patent:**

Sep. 22, 2015

(58) Field of Classification Search

None

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,645,562 A 2/1987 Liao et al. 4,728,826 A 3/1988 Einzinger et al. (Continued)

FOREIGN PATENT DOCUMENTS

CN 1748320 3/2006 CN 101107713 1/2008

(Continued)

OTHER PUBLICATIONS

Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076030, mailed Mar. 23, 2009, 10 pages.


(Continued)

Primary Examiner — Sonya D McCall Shepard (74) Attorney, Agent, or Firm — Fish & Richardson P.C.

(57) ABSTRACT

A III-N semiconductor device can include an electrode-defining layer having a thickness on a surface of a III-N material structure. The electrode-defining layer has a recess with a sidewall, the sidewall comprising a plurality of steps. A portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width. An electrode is in the recess, the electrode including an extending portion over the sidewall of the recess. A portion of the electrode-defining layer is between the extending portion and the III-N material structure. The sidewall forms an effective angle of about 40 degrees or less relative to the surface of the III-N material structure.

45 Claims, 15 Drawing Sheets



US 9,142,659 B2

Page 2

(51)	Int. Cl.			7,709,269			Smith et al.
	H01L 29/423		(2006.01)	7,709,859			Smith et al.
	H01L 29/66		(2006.01)	7,745,851 7,755,108		6/2010 7/2010	Kuraguchi
	H01L 29/861		(2006.01)	7,759,700			Ueno et al.
	H01L 21/768		(2006.01)	7,777,252			Sugimoto et al.
			` /	7,777,254		8/2010	
	H01L 21/283		(2006.01)	7,795,642			Suh et al.
	H01L 21/285		(2006.01)	7,812,369			Chini et al.
				7,855,401 7,875,537		1/2010	Sheppard et al. Suvorov et al.
(56)		Referen	ces Cited	7,875,914			Sheppard
	II C I	ATENT	DOCUMENTS	7,884,395		2/2011	
	0.5.1	ALENI	DOCUMENTS	7,892,974			Ring et al.
	4,821,093 A	4/1080	Lafrate et al.	7,893,500			Wu et al.
	4,914,489 A	4/1990		7,898,004 7,901,994		3/2011	Wu et al. Saxler et al.
	5,329,147 A	7/1994	Vo et al.	7,901,994		3/2011	
	5,618,384 A		Chan et al.	7,915,643		3/2011	Suh et al.
	5,646,069 A		Jelloian et al.	7,915,644			Wu et al.
	5,663,091 A		Yen et al. Kashiwa et al.	7,919,791			Flynn et al.
	5,705,847 A 5,714,393 A		Wild et al.	7,928,475			Parikh et al.
	5,998,810 A		Hatano et al.	7,948,011			Rajan et al. Wu et al.
	6,008,684 A		Ker et al.	7,955,918 7,955,984		6/2011	
	6,097,046 A		Plumton	7,960,756		6/2011	Sheppard et al.
	6,100,571 A		Mizuta et al.	7,965,126			Honea et al.
	6,316,793 B1		Sheppard et al.	7,985,986			Heikman et al.
	6,373,082 B1 6,475,889 B1	11/2002	Ohno et al.	8,049,252			Smith et al.
	6,486,502 B1		Sheppard et al.	2001/0032999		10/2001	
	6,515,303 B2	2/2003		2001/0040247 2002/0036287			Ando et al. Yu et al.
	6,548,333 B2	4/2003		2002/0030287			Hsu et al.
	6,583,454 B2		Sheppard et al.	2002/0167023			Chavarkar et al.
	6,586,781 B2 6,649,497 B2	11/2003	Wu et al.	2003/0003724			Uchiyama et al.
	6,727,531 B1		Redwing et al.	2003/0006437			Mizuta et al.
	6,777,278 B2	8/2004		2003/0020092 2004/0041169			Parikh et al. Ren et al.
	6,849,882 B2	2/2005	Chavarkar et al.	2004/0041109			Saxler et al.
	6,867,078 B1		Green et al.	2004/0164347			Zhao et al.
	6,946,739 B2	9/2005		2005/0077541		4/2005	Shen et al.
	6,979,863 B2 6,982,204 B2	1/2005	Saxler et al.	2005/0133816			Fan et al.
	7,030,428 B2	4/2006		2005/0189561			Kinzer et al.
	7,045,404 B2		Sheppard et al.	2005/0189562 2005/0194612		9/2003	Kinzer et al.
	7,071,498 B2		Johnson et al.	2005/0154012			Wu et al.
	7,084,475 B2		Shelton et al.	2005/0274977		12/2005	Saito et al.
	7,125,786 B2 7,161,194 B2		Ring et al. Parikh et al.	2006/0011915			Saito et al.
	7,170,111 B2	1/2007	Saxler	2006/0043499			De Cremoux et al.
	7,230,284 B2		Parikh et al.	2006/0060871 2006/0076677		3/2006	Daubenspeck et al.
	7,238,560 B2		Sheppard et al.	2006/00/00//			Okamoto et al.
	7,253,454 B2	8/2007		2006/0108602			Tanimoto
	7,265,399 B2 7,268,375 B2		Sriram et al. Shur et al.	2006/0108605			Yanagihara et al.
	7,304,331 B2		Saito et al.	2006/0121682		6/2006	
	7,321,132 B2		Robinson et al.	2006/0124962 2006/0157729			Ueda et al. Ueno et al.
	7,326,971 B2		Harris et al.	2006/0137723			Gaska et al.
	7,332,795 B2		Smith et al.	2006/0189109			Fitzgerald
	7,364,988 B2 7,388,236 B2		Harris et al. Wu et al.	2006/0202272	A1		Wu et al.
	7,419,892 B2		Sheppard et al.	2006/0220063			Kurachi et al.
	7,432,142 B2		Saxler et al.	2006/0255364			Saxler et al. Sheppard et al.
	7,456,443 B2		Saxler et al.	2006/0289901 2007/0007547		1/2007	
	7,465,967 B2		Smith et al.	2007/0018187			Lee et al.
	7,501,669 B2		Parikh et al.	2007/0018199	A1	1/2007	Sheppard et al.
	7,544,963 B2 7,547,925 B2	6/2009	Wong et al.	2007/0018210			Sheppard
	7,548,112 B2		Sheppard	2007/0045670			Kuraguchi
	7,550,783 B2	6/2009	Wu et al.	2007/0080672 2007/0128743		4/2007 6/2007	Yang Huang et al.
	7,550,784 B2		Saxler et al.	2007/0128743			Hoshi et al.
	7,566,918 B2		Wu et al.	2007/0132037			Lee et al.
	7,573,078 B2		Wu et al.	2007/0145390			Kuraguchi
	7,592,211 B2 7,598,108 B2	10/2009	Sheppard et al.	2007/0158692			Nakayama et al.
	7,612,390 B2		Saxler et al.	2007/0164315	A1	7/2007	Smith et al.
	7,615,774 B2	11/2009	Saxler	2007/0164322			Smith et al.
	7,638,818 B2		Wu et al.	2007/0194354			Wu et al.
	7,678,628 B2		Sheppard et al.	2007/0205433			Parikh et al.
	7,692,263 B2	4/2010	Wu et al.	2007/0210329	AI	9/2007	GOIO

(56)		Referer	nces Cited	WO	WO 2005/059983	6/2005
(50)		14010101	ices citeu	WO	WO 2005/070007	8/2005
	U.S.	PATENT	DOCUMENTS	WO	WO 2005/070009	8/2005
				WO	WO 2006/114883	11/2006
	0215899 A1		Herman	WO	WO 2007077666	7/2007
	0224710 A1		Palacios et al.	WO WO	WO 2007/108404 WO 2008/021544	9/2007 2/2008
	0228477 A1		Suzuki et al.	wo	WO 2008/021344 WO 2008/120094	10/2008
	0241368 A1 0278518 A1		Mil'shtein et al. Chen et al.	wo	WO 2009/036181	3/2009
	0278318 A1 0295985 A1		Weeks et al.	WO	WO 2009/036266	3/2009
	0073670 A1		Yang et al.	WO	WO 2009/039028	3/2009
	0093626 A1		Kuraguchi	WO	WO 2009/039041	3/2009
	0121876 A1		Otsuka et al.	WO	WO 2009/076076	6/2009
2008/0	0157121 A1	7/2008		WO	WO 2009/132039	10/2009
	0203430 A1		Simin et al.	WO WO	WO 2010/039463	4/2010
	0230784 A1		Murphy	WO	WO 2010/068554 WO 2010/090885	6/2010 8/2010
	0237606 A1		Kikkawa et al.	wo	WO 2010/030883 WO 2010/132587	11/2010
	0237640 A1 0274574 A1	11/2008	Mishra et al.	WO	WO 2011/031431	3/2011
	0283844 A1		Hoshi et al.	WO	WO 2011/072027	6/2011
	0296618 A1		Suh et al.	WO	WO 2013/052833	4/2013
	0308813 A1		Suh et al.		OTHER D	NUDI ICATIONG
	0001409 A1		Takano et al.		OTHER	PUBLICATIONS
2009/0	0032820 A1	2/2009		A sythe a m	izad affaar Valaina Cu	ssac, International Preliminary Repor
	0032879 A1		Kuraguchi			
	0045438 A1		Inoue et al.		entability in PC1/US20	008/076030, mailed Mar. 25, 2010,
	0050936 A1	2/2009		pages.		
	0065810 A1		Honea et al. Suh et al.			n Lee, International Search Report and
	0072240 A1 0072269 A1		Suh et al.		i Opinion in PCT/US20	008/076079, mailed Mar. 20, 2009, 1
	0072272 A1		Suh et al.	pages.	· 1 00 N T 1 1	Transit India
	0075455 A1		Mishra			ner, International Preliminary Repor
	0085065 A1		Mishra et al.		entability in PCI/US2	008/076079, mailed Apr. 1, 2010, o
2009/0	0146185 A1	6/2009	Suh et al.	pages.	' 1 00 17 11	W' I d' 1C 1D
2009/0	0201072 A1	8/2009	Honea et al.			ong Kim, International Search Repor
2009/0	0218598 A1	9/2009	Goto			JS2008/076160, mailed Mar. 18, 2009
2009/0	0267078 A1	10/2009	Mishra et al.	11 page		
2010/0	0019225 A1	1/2010				arlou International Preliminary Repor
	0019279 A1		Chen et al.		madinity in FC1/US20	008/076160, mailed Mar. 25, 2010, o
	0067275 A1		Wang et al.	pages.	izad officer Chung Vau	n Lee, International Search Report and
	0140660 A1		Wu et al.			008/076199, mailed Mar. 24, 2009, 1
	0201439 A1		Wu et al.	pages.	Opinion in 1 C 1/0320	708/070199, maned Mai. 24, 2009, 1
	0264461 A1		Rajan et al.		ized officer Dorothée l	Mülhausen, International Preliminar
	0006346 A1 0012110 A1		Ando et al. Sazawa et al.			CT/US2008/076199, mailed Mar. 24
	0012110 A1 0049526 A1		Chu et al.	2010, 6		21/032000/070133, maned 14m. 21
	0168822 A1		Matsushita			ong Kim, International Search Repor
	0217512 A1		Renaud			JS2008/085031, mailed Jun. 24, 2009
	0223320 A1		Dora et al.	11 page		
2012/	0223320 711	J, 2012	Bola et al.			ssac, International Preliminary Repor
	FORFIG	IN PATE	NT DOCUMENTS			008/085031, mailed Jun. 24, 2010, (
	TOREN	31111111	TO DOCUMENTS	pages.	· ·	,
CN	10131	2207	11/2008		ized officer Tae Hoon	Kim, International Search Report and
CN	10189		11/2010			009/041304, mailed Dec. 18, 2009, 13
CN	10201	7160	4/2011	pages.	•	
EP		376	12/2008	Author	ized officer Dorothée l	Mülhausen, International Preliminary
EP		8 842	5/2010	Report	on Patentability in P	CT/US2009/041304, mailed Nov. 4
JР	11-22		8/1999	2010, 8	pages.	
JP JP	2000-05 2003-22		2/2000	Author	ized officer Sung Hee	Kim, International Search Report and
JP JP	2003-22		8/2003 8/2003			009/057554, mailed May 10, 2010, 13
JP	2003-24		9/2004	pages.		
JР	2006-03		2/2006			ıs Beijer, International Preliminar
JP	2007-03		2/2007	Report	on Patentability in PC	CT/US2009/057554, mailed Mar. 29
JP	2007-21	5331	8/2007	2011, 7		
JP	2008-19		8/2008	Author	ized officer Cheon Wh	nan Cho, International Search Repor
JP TP	2010-8		4/2010	and Wr	itten Opinion in PCT/U	S2009/066647, mailed Jul. 1, 2010, 10
JP TW	2010-53		12/2010	pages.		
TW	20092		6/2009	Author	ized officer Athina Ni	ckitas-Etienne, International Prelimi
TW	20092		6/2009	nary R	eport on Patentability	in PCT/US2009/066647, mailed Jun
TW TW	20094 20101		11/2009 3/2010	23, 201	1, 12 pages.	
TW	20101		7/2010			n Chung, International Search Repor
ΓW	20102		7/2010	and Wr	itten Opinion in PCT/U	S2010/021824, mailed Aug. 23, 2010
TW	20103		10/2010	9 pages		
TW	20132		6/2013			fo-Schmitt, International Preliminar
****	WO 2004/07	0791	8/2004		on Patentability in P	CT/US2010/021824, mailed Aug. 9
WO WO	WO 2004/09		11/2004	2011, 6		

(56) References Cited

OTHER PUBLICATIONS

Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/034579, mailed Dec. 24, 2010, 9 pages.

Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/034579, mailed Nov. 24, 2011, 7 pages.

Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2010/046193, mailed Apr. 26, 2011, 13 pages.

Authorized officer Philippe Bécamel, International Preliminary Report on Patentability in PCT/US2010/046193, mailed Mar. 8, 2012, 11 pages.

Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/059486, mailed Jul. 26, 2011, 9 pages.

Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/059486, mailed Jun. 21, 2012, 6 pages.

Authorized officer Sang-Taek Kim, International Search Report and Written Opinion in PCT/US2011/061407, mailed May 22, 2012, 10 pages.

Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2011/063975, mailed May 18, 2012, 8 pages.

Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2012/023160, mailed May 24, 2012, 9 pages.

Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2012/027146, mailed Sep. 24, 2012, 12 pages.

Authorized officer Athina Nickitas-Etienne, International Preliminary Report on Patentability in PCT/US2012/027146, mailed Sep. 19, 2013, 9 pages.

SIPO First Office Action for Application No. 200880120050.6, Aug. 2, 2011, 8 pages.

SIPO First Office action for Chinese Patent App No. 200980114639. X, dated May 14, 2012. 6 pages.

Search report and action for Taiwan Invention Application No. 098132132, filed Sep. 23, 2009. Dated Dec. 10, 2012. 8 pages.

"Planar, low switching loss, gallium nitride devices for power conversion applications," SBIR N121-090 (Navy), 3 pages.

Ando et al., "10-W/mm AlGaN-GaN HFET with a field modulating plate," IEEE Electron Device Letters, May 2003, 24(5):289-291.

high-electron-mobility transistors with SiO₂, Si₃N₄, and silicon oxynitride," Applied Physics Letters, Jan. 26, 2004, 84(4): 613-615. Chen et al., "High-performance AlGaN/GaN lateral field-effect rectifiers compatible with high electron mobility transistors," 2008, Applied Physics Letters, 92, 253501-1-3.

Chu et al., "1200-V normally off GaN-on-Si field-effect transistors with low dynamic on-resistance," IEEE Electron Device Letters, 2011, 32(5): 632-634.

Coffie, "Characterizing and suppressing DC-to-RF dispersion in AlGaN/GaN high electron mobility transistors," 2003, PhD Thesis, University of California, Santa Barbara, 169 pages.

Coffie et al., "Unpassivated p-GaN/AlGaN/GaN HEMTs with 7.1 W/mm at 10 GhZ," Electronic Letters, 39(19):1419-1420, 2003.

Dora et al., "High breakdown voltage achieved on AlGaN/GaN HEMTs with integrated slant field plates," IEEE Electron Device Letters, Sep. 2006, 27(9):713-715.

Dora, "Understanding material and process limits for high break-down voltage AlGaN/GaN HEMs," 2006, PhD Thesis, University of California, Santa Barbara, 157 pages.

Dora et al., "ZrO₂ gate dielectrics produced by ultraviolet ozone oxidation for GaN and AlGaN/GaN transistors," Mar./Apr. 2006, J. Vac. Sci. Technol. B, 24(2)575-581.

Fanciulli et al., "Structural and electrical properties of HfO₂ films grown by atomic layer deposition on Si, Ge, GaAs and GaN," 2004, Mat. Res. Soc. Symp. Proc., 786:E6.14.1-E6.14.6.

Green et al, "The effect of surface passivation on the microwave characteristics of undoped A1GaN/GaN HEMT's," IEEE Electron Device Letters, Jun. 2000, 21(6):268-270.

Gu et al., "AlGaN/GaN MOS transistors using crystalline ZrO₂ as gate dielectric," 2007, Proceedings of SPIE, vol. 6473, 64730S, 8 pages.

Higashiwaki et al., "AlGaN/GaN heterostructure field-effect transistors on 4H-SiC Substrates with Current-Gain Cutoff Frequency of 190 GHz," Applied Physics Express, 2008, 1:021103-1-3.

Hwang, "Effects of a molecular beam epitaxy grown AlN passivation layer on AlGaN/GaN heterojunction field effect transistors," Solid-State Electronics, 2004, 48:363-366.

Im et al., "Normally off GaN MOSFET based on AlGaN/GaN heterostructure with extremely high 2DEG density grown on silicon substrate," IEEE Electron Device Letters, 2010, 31(3):192-194.

Karmalkar and Mishra, "Very high voltage AlGaN/GaN high electron mobility transistors using a field plate deposited on a stepped insulator," Solid State Electronics, 2001, 45:1645-1652.

Karmalkar and Mishra, "Enhancement of breakdown voltage in AlGaN/GaN high electron mobility transistors using a field plate," IEEE Transactions on Electron Devices, 48(8):1515-1521, 2001.

Keller et al., "GaN-GaN junctions with ultrathin AlN interlayers: expanding heterojunction design," Applied Physics Letters, 2002, 80(23):4387-4389.

Keller et al., "Method for heteroepitaxial growth of high quality N-Face GaN, InN and AlN and their alloys by metal organic chemical vapor deposition," U.S. Appl. No. 60/866,035, filed Nov. 15, 2006, 31 pages.

Khan et al, "AlGaN/GaN metal oxide semiconductor heterostructure field effect transistor," IEEE Electron Device Letters, 2000, 21(2):63-65

Kim, "Process development and device characteristics of AlGaN/GaN HEMTs for high frequency applications," 2007, PhD Thesis, University of Illinois, Urbana-Champaign, 120 pages.

Kumar et al., "High transconductance enhancement-mode AlGaN/GaN HEMTs on SiC substrate," Electronics Letters, 2003, 39(24):1758-1760.

Kuraguchi et al., "Normally-off GaN-MISFET with well-controlled threshold voltage," Phys. Stats. Sol., 2007, 204(6):2010-2013.

Lanford et al, "Recessed-gate enhancement-mode GaN HEMT with high threshold voltage," 2005, Electronics Letters, vol. 41, No. 7, 2 pages, Online No. 20050161.

Lee et al, "Self-aligned process for emitter- and base-regrowth GaN HBTs and BJTs," Solid-State Electronics, 45:243-247, 2001.

Mishra et al., "AlGaN/GaN HEMTs—an overview of device operation and applications," Proceedings of the IEEE, 2002, 90(6):1022-1031.

Mishra et al., "N-face high electron mobility transistors with low buffer leakage and low parasitic resistance," U.S. Appl. No. 60/908,914, filed Mar. 29, 2007, 21 pages.

Mishra et al., "Polarization-induced barriers for n-face nitride-based electronics," U.S. Appl. No. 60/940,052, filed May 24, 2007, 29 pages.

Mishra et al., "Growing N-polar III-nitride Structures,", U.S. Appl. No. 60/972,467, filed Sep. 14, 2007, 7 pages.

Nanjo et al., "Remarkable breakdown voltage enhancement in AlGaN channel high electron mobility transistors," Applied Physics Letters, 2008, 92:263502-1-3.

Napierala, "Selective GaN epitaxy on Si(111) substrates using porous aluminum oxide buffer layers," Journal of the Electrochemical Society, 2006, 153(2):G125-G127.

Cat society, 2006, 133(2):G123-G127.

Ota and Nozawa, "AlGan/Gan recessed MIS-Gate HFET with high threshold-voltage normally-off operation for power electronics applications," IEEE Electron Device Letters, 2008, 29(7):668-670.

Palacios et al., "Fluorine treatment to shape the electric field in electron devices, passivate dislocations and point defects, and enhance the luminescence efficiency of optical devices," U.S. Appl. No. 60/736,628, filed Nov. 15, 2005, 21 pages.

Palacios et al., "Nitride-based high electron mobility transistors with a GaN spacer," Applied Physics Letters, 2006, 89:073508-1-3.

Palacios et al., "AlGaN/GaN HEMTs with an InGaN-based backbarrier," Device Research Conference Digest, 200, DRC '05 63rd, Jun. 2005, pp. 181-182.

(56) References Cited

OTHER PUBLICATIONS

Palacios et al., "AlGaN/GaN high electron mobility transistors with InGaN back-barriers," IEEE Electron Device Letters, 2006, 27(1):13-15.

Pei et al., "Effect of dielectric thickness on power performance of AlGaN/GaN HEMTs," IEEE Electron Device Letters, 2009, 30:4:313-315

Rajan et al, "Method for heteroepitaxial growth of high quality N-Face GaN, InN and AlN and their alloys by metal organic chemical vapor deposition," U.S. Appl. No. 60/866,035, filed Nov. 15, 2006, 31 pages.

Rajan et al., "Advanced transistor structures based on N-face GaN," 32M International Symposium on Compound Semiconductors (ISCS), Sep. 18-22, 2005, Europa-Park Rust, Germany, 2 pages.

Saito et al., "Recessed-gate structure approach toward normally off high-voltage AlGaN/GaN HEMT for power electronics applications," 2006, IEEE Transactions on Electron Device, 53(2):356-362. Shelton et al., "Selective area growth and characterization of AlGaN/GaN heterojunction bipolar transistors by metalorganic chemical vapor deposition," IEEE Transactions on Electron Devices, 2001, 48(3):490-494.

Shen, "Advanced polarization-based design of AlGaN/GaN HEMTs," 2004, PhD Thesis, University of California, Santa Barbara, 192 pages.

Sugiura et al., "Enhancement-mode *n*-channel GaN MOSFETs fabricated on *p*-GaN using HfO₂ as gate oxide," 2007, Electronics Letters, vol. 43, No. 17, 2 pages.

Suh et al, "High breakdown enhancement mode GaN-based HEMTs with integrated slant field plate," U.S. Appl. No. 60/822,886, filed Aug. 18, 2006, 16 pages.

Suh et al, "III-nitride devices with recessed gates," U.S. Appl. No. 60/972,481, filed Sep. 14, 2007, 18 pages.

Suh et al. "High-breakdown enhancement-mode AlGaN/GaN HEMTs with integrated slant field-plate," Electron Devices Meeting, 2006. IEDM '06. International (2006), 3 pages.

Tipirneni et al., "Silicon dioxide-encapsulated high-voltage AlGaN/GaN HFETs for power-switching applications," IEEE Electron Device Letters, 28(9):784-786.

Vetury et al., "Direct measurement of gate depletion in high break-down (405V) Al/GaN/GaN heterostructure field effect transistors," IEDM 98:55-58.

Wang et al., "Comparison of the effect of gate dielectric layer on 2DEG carrier concentration in strained AlGaN/GaN heterostructure," 2005, Mater. Res. Soc. Symp. Proc., 831:E8.20.1-E8.20.6.

Wang et al., "Enhancement-mode $\mathrm{Si_3N_4/AlGan/Gan}$ MISHFETs," IEEE Electron Device Letters, 2006, 27(10):793-795.

Wu et al., "A 97.8% efficient GaN HEMT boost converter with 300-W output power at 1 MHz," IEEE Electron Device Letters, 2008, 29(8): 824-826.

Wu, Y., A1GaN/GaN microwave power high-mobility transistors, 1997, PhD Thesis, University of California, Santa Barbara, 134 pages.

Yoshida, "AlGan/GaN power FET," Furukawa Review, 21:7-11, 2002.

Zhang, "High voltage GaN HEMTs with low on-resistance for switching applications," 2002, PhD Thesis, University of California, Santa Barbara, 166 pages.

Zhanghong Content. "Two-dimensional electron gas and high electron mobility transistor (HEMT)," Shanghai Institute of Metallurgy, Chinese Academy of Sciences, published Dec. 31, 1984. 17 pages. Authorized officer Lingfei Bai, International Preliminary Report on Patentability in PCT/US2011/061407, mailed Jun. 6, 2013, 7 pages. Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2011/063975, mailed Jun. 27, 2013, 5 pages.

Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2012/023160, mailed Aug. 15, 2013, 6 pages.




Figure 1 (prior art)




Figure 2 (prior art)









Figure 4 (prior art)

























Figure 12

















ELECTRODE CONFIGURATIONS FOR SEMICONDUCTOR DEVICES

CROSS-REFERENCE TO RELATED APPLICATION

This application is a divisional application of U.S. patent application Ser. No. 13/040,940, filed Mar. 4, 2011, the disclosure of which is hereby incorporated by reference in its entirety.

TECHNICAL FIELD

This invention relates to semiconductor electronic devices, specifically devices with electrodes connected to field plates.

BACKGROUND

To date, modern power semiconductor diodes such as highvoltage P-I-N diodes, as well as power transistors such as power MOSFETs and Insulated Gate Bipolar Transistors (IGBT), have been typically fabricated with silicon (Si) semiconductor materials. More recently, silicon carbide (SiC) power devices have been researched due to their superior 25 properties. III-Nitride (III-N) semiconductor devices are now emerging as an attractive candidate to carry large currents and support high voltages, and provide very low on resistance, high voltage device operation, and fast switching times. As used herein, the terms III-N or III-Nitride materials, layers, 30 devices, etc., refer to a material or device comprised of a compound semiconductor material according to the stoichiometric formula Al, In, Ga, N, where x+y+z is about 1.

Examples of III-N high electron mobility transistors (HEMTs) and III-N diodes, respectively, of the prior art are shown in FIGS. 1 and 2. The III-N HEMT of FIG. 1 includes a substrate 10, a III-N channel layer 11, such as a layer of GaN, atop the substrate, and a III-N barrier layer 12, such as a layer of Al_xGa_{1-x}N, atop the channel layer. A two-dimensional electron gas (2DEG) channel 19 is induced in the channel layer 11 near the interface between the channel layer 11 and the barrier layer 12. Source and drain contacts 14 and 15, respectively, form ohmic contacts to the 2DEG channel. Gate contact 16 modulates the portion of the 2DEG in the gate 45 region, i.e., directly beneath gate contact 16. The III-N diode of FIG. 2 includes similar III-N material layers to those of the III-N HEMT of FIG. 1. However, the III-N diode of FIG. 2 only includes two contacts, an anode contact 27 and a cathode contact 28. The anode contact 27 is formed on the III-N 50 barrier layer 12, and the cathode contact 28 is a single contact which contacts the 2DEG 19. The anode contact 27 is a Schottky contact, and the single cathode contact 28 is an ohmic contact. In FIG. 2, while there appears to be two connected so as to form a single cathode contact 28.

Field plates are commonly used in III-N devices to shape the electric field in the high-field region of the device in such a way that reduces the peak electric field and increases the device breakdown voltage, thereby allowing for higher volt- 60 age operation. An example of a field plated III-N HEMT of the prior art is shown in FIG. 3. In addition to the layers included in the device of FIG. 1, the device in FIG. 3 includes a field plate 18 which is connected to gate 16, and an insulator layer 13, such as a layer of SiN, is between the field plate and 65 the III-N barrier layer 12. Field plate 18 can include or be formed of the same material as gate 16. Insulator layer 13 can

2

act as a surface passivation layer, preventing or suppressing voltage fluctuations at the surface of the III-N material adjacent to insulator layer 13.

Slant field plates have been shown to be particularly effective in reducing the peak electric field and increasing the breakdown voltage in III-N devices. A prior art III-N device similar to that of FIG. 3, but with a slant field plate 24, is shown in FIG. 4. In this device, gate 16 and slant field plate 24 are formed of a single electrode 29. Insulator layer 23, which can be SiN, is an electrode-defining layer that contains a recess which defines at least in part the shape of electrode 29. Electrode-defining layer 23 can also act as a surface passivation layer, preventing or suppressing voltage fluctuations at the surface of the III-N material adjacent to electrode-defining layer 23. The gate 16 and slant field plate 24 in this device can be formed by first depositing electrode-defining layer 23 over the entire surface of III-N barrier layer 12, then etching a recess through the electrode-defining layer 23 in the region containing gate 16, the recess including a slanted sidewall 25, and finally depositing electrode 29 at least in the recess and over the slanted sidewall 25. Similar slant field plate structures can be formed in III-N diodes. For example, a III-N diode similar to that of FIG. 2 can also include a slant field plate connected to the anode contact 27.

Slant field plates, such as field plate 24 in FIG. 4, tend to spread the electric fields in the device over a larger volume as compared to conventional field plates, such as field plate 18 in FIG. 3, which do not include a slanted portion. Hence, slant field plates tend to be more effective at reducing the peak electric field in the underlying device, thereby allowing for larger operating and breakdown voltages.

While slant field plates are desirable for many applications, they can be difficult to fabricate reproducibly. Field plate structures that can provide adequate suppression of peak electric fields and can be fabricated reproducibly are therefore desirable.

SUMMARY

In one aspect, a III-N semiconductor device is described that includes an electrode-defining layer having a thickness on a surface of a III-N material structure. The electrodedefining layer has a recess with a sidewall, the sidewall comprising a plurality of steps. A portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width. An electrode is in the recess, the electrode including an extending portion over the sidewall of the recess. A portion of the electrode-defining layer is between the extending portion and the III-N material structure. The sidewall forms an effective angle of about 40 degrees or less relative to the surface of the III-N material structure.

In another aspect, a III-N semiconductor device is cathode contacts, the two contacts are in fact electrically 55 described that includes an electrode-defining layer having a thickness on a surface of a III-N material structure. The electrode-defining layer has a recess with a sidewall, the sidewall comprising a plurality of steps. A portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width. An electrode is in the recess, the electrode including an extending portion over the sidewall of the recess. A portion of the electrode-defining layer is between the extending portion and the III-N material structure. At least one of the steps in the sidewall has a first surface that is substantially parallel to the surface of the III-N material struc-

ture and a second surface that is slanted, the second surface forming an angle of between 5 and 85 degrees with the surface of the III-N material structure.

Devices described herein may include one or more of the following features. The III-N material structure can include a 5 first III-N material layer, a second III-N material layer, and a 2DEG channel induced in the first III-N material layer adjacent to the second III-N material layer as a result of a compositional difference between the first III-N material layer and the second III-N material layer. The first III-N material 10 layer can include GaN. The second III-N material layer can include AlGaN or AlInGaN. A third III-N material layer can be included between the first III-N material layer and the second III-N material layer. The third III-N material layer can include AlN. The first III-N material layer and the second 15 III-N material layer can be group III-face or [0 0 0 1] oriented or group-III terminated semipolar layers, and the second III-N material layer can be between the first III-N material layer and the electrode-defining layer. The first III-N material layer and the second III-N material layer can be N-face or [0 20] 0 0 1bar] oriented or nitrogen-terminated semipolar layers, and the first III-N material layer can be between the second III-N material layer and the electrode-defining layer.

The recess can extend through the entire thickness of the electrode-defining layer, or into the III-N material structure, 25 or through the 2DEG channel. The recess can extend at least 30 nanometers into the III-N material structure. The recess can extend partially through the thickness of the electrode-defining layer. The electrode-defining layer can have a composition that is substantially uniform throughout. The electrode-defining layer can include SiN_x . A thickness of the electrode-defining layer can be between about 0.1 microns and 5 microns.

A dielectric passivation layer can be included between the III-N material structure and the electrode-defining layer, the 35 dielectric passivation layer directly contacting a surface of the III-N material adjacent to the electrode. The dielectric passivation layer can include SiN_x . The dielectric passivation layer can be between the electrode and the III-N material structure, such that the electrode does not directly contact the III-N material structure. An additional insulating layer can be included between the dielectric passivation layer and the electrode-defining layer. The additional insulating layer can include AlN. The additional insulating layer can be less than about 20 nanometers thick.

The extending portion of the electrode can function as a field plate. The electrode can be an anode, and the device can be a diode. The electrode can be a gate, and the device can be a transistor. The device can be an enhancement-mode device, or a depletion-mode device, or a high-voltage device. The 50 effective angle can be about 20 degrees or less, and a breakdown voltage of the device can be about 100V or larger. The effective angle can be about 10 degrees or less, and a breakdown voltage of the device can be about 300V or larger.

At least one of the steps can have a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is substantially perpendicular to the surface of the III-N material structure. At least one of the steps can have a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is slanted, the second surface forming an angle of between 5 and 85 degrees with the surface of the III-N material structure. The extending portion can directly contact the sidewall.

In another aspect, a method of forming a III-N device is 65 described that includes forming an electrode-defining layer having a thickness on a surface of a III-N material structure,

4

and patterning a masking layer over the electrode-defining layer, the masking layer including an opening having a width. The method also includes etching the electrode-defining layer to form a recess therein, the recess having a sidewall which comprises a plurality of steps. A portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width. The method further includes removing the masking layer, and forming an electrode in the recess, the electrode including an extending portion over the sidewall. A portion of the electrode-defining layer is between the extending portion and the III-N material structure. The etching step includes a first procedure and a second procedure, the first procedure comprising removing a portion of the electrodedefining layer, and the second procedure comprising removing a portion of the masking layer without entirely removing the masking layer. The second procedure causes an increase in the width of the opening in the masking layer.

Methods described herein can include one or more of the following. The first procedure can be performed a second time after the second procedure has been performed. The second procedure can be performed a second time after the first procedure has been performed a second time. The masking layer can include photoresist, and the photoresist in the masking layer can be redistributed prior to performing the etching step. Redistributing the photoresist can include thermally annealing the photoresist. Redistributing the photoresist can cause the masking layer to have slanted sidewalls adjacent to the opening. The etching step can result in the recess extending through the entire thickness of the electrode-defining layer. The etching step can be a first etching step, and the method can further comprise a second etching step resulting in the recess further extending into the III-N material structure.

The device can further comprise an additional dielectric layer having a thickness between the electrode-defining layer and the III-N material structure. The etching step can result in the recess further extending through the entire thickness of the additional dielectric layer. The electrode can be an anode, and the III-N device can be a diode. The electrode can be a gate, and the III-N device can be a transistor. The etching step can result in the sidewall forming an effective angle of about 40 degrees or less relative to the surface of the III-N material structure. The etching step can result in at least one of the steps in the sidewall having a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is slanted, the second surface forming an angle of between 5 and 85 degrees with the surface of the III-N material structure.

III-N devices which can be fabricated reproducibly, can support high voltages with low leakage, and at the same time can exhibit low on-resistance and high breakdown voltage, are described. Methods of forming the devices are also described. The III-N devices described herein can be transistors or diodes, and can be high-voltage devices suitable for high voltage applications. The details of one or more implementations of the invention are set forth in the accompanying drawings and description below. Other features and advantages of the invention will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a cross-sectional view of a III-N HEMT device of the prior art.

 ${\rm FIG.}\,\mathbf{2}$ is a cross-sectional view of a III-N diode of the prior art.

FIGS. **3-4** are cross-sectional views of III-N HEMT devices of the prior art.

FIG. 5 is a cross-sectional view of one implementation of a 5 III-N diode.

FIG. 6 is a plan view of the electrode layout of a III-N diode.

FIG. 7 is a cross-sectional view of another implementation of a III-N diode.

FIG. 8 is a cross-sectional view of one implementation of a III-N HEMT device.

FIG. 9 is a cross-sectional view of another implementation of a III-N diode.

FIG. **10** is a cross-sectional view of another implementa- 15 tion of a III-N HEMT device.

FIGS. 11-20 illustrate a method of forming the III-N diode of FIG. 5.

Like reference symbols in the various drawings indicate like elements.

DETAILED DESCRIPTION

Devices based on III-N heterostructures are described. An electrode of the device is designed such that the device can be 25 fabricated reproducibly, can support high voltages with low leakage, and at the same time can exhibit low on-resistance. Methods of forming the devices are also described. The III-N devices described herein can, for example, be transistors or diodes, and can be high-voltage devices suitable for high 30 voltage applications. In such a high-voltage diode, when the diode is reverse biased, the diode is at least capable of supporting all voltages less than or equal to the high-voltage in the application in which it is used, which for example may be 100V, 300V, 600V, 1200V, 1700V, or higher. When the diode 35 is forward biased, it is able to conduct substantial current with a low on-voltage. The maximum allowable on-voltage is the maximum voltage that can be sustained in the application in which the diode is used. When a high voltage transistor is biased off (i.e., the voltage on the gate relative to the source is 40 less than the transistor threshold voltage), it is at least capable of supporting all source-drain voltages less than or equal to the high-voltage in the application in which it is used. When the high voltage transistor is biased on (i.e., the voltage on the gate relative to the source is greater than the transistor thresh-45 old voltage), it is able to conduct substantial current with a low on-voltage. The maximum allowable on-voltage is the maximum voltage that can be sustained in the application in which the transistor is used.

Referring to FIG. 4, for a given thickness of the electrodedefining layer 23, the horizontal length of the region which the electric field is spread over, resulting from inclusion of the slant field plate 24, is largely determined by the angle 26 which the field plate forms with the surface 28 of the underlying III-N material structure. A smaller angle 26 results in a 55 greater spreading of the electric fields, allowing for correspondingly larger operating and breakdown voltages of the device. For example, in a III-N device with an electrodedefining layer 23 which is about 0.85 microns thick, an angle of about 40 degrees or less may be required for reliable 50V 60 or 100V operation, whereas an angle of about 10 degrees or less may be required for reliable 300V or 600V operation. However, it can be difficult to reproducibly fabricate slant field plates 24 with such small angles 26. A field plate structure which allows for comparable device operating and break- 65 down voltages but which can be fabricated reproducibly is necessary for large scale manufacturing.

6

As illustrated in FIGS. 5-10, the III-N devices described herein are transistors and diodes that each include an electrode-defining layer on top of a III-N material structure. The electrode-defining layer includes a recess, and an electrode is in the recess. The width at the top of the recess is greater than the width at the bottom of the recess. The electrode includes an extending portion which is over a portion of the electrodedefining layer and functions as a field plate. The electrode is deposited conformally in the recess in the electrode-defining region with the extending portion over a sidewall of the recess. Hence, the profile of the extending portion is at least partially determined by the profile of the sidewall. The sidewall of the recess underneath the extending portion of the electrode includes a plurality of steps. The sidewall forms an effective angle relative to the uppermost surface of the underlying III-N material structure. The effective angle can be small enough to allow for high voltage operation of the device, as required by the circuit application in which the device is used

Referring to FIG. 5, a III-N diode includes a substrate 10, a first III-N layer 11 on top of the substrate, and a second III-N layer 12 on top of the first III-N layer. III-N layers 11 and 12 have different compositions from one another, the compositions selected such that a two-dimensional electron gas (2DEG) 19 (illustrated by a dashed line), i.e., a conductive channel, is induced in the first III-N layer 11 near the interface between the first and second III-N layers 11 and 12, respectively.

An electrode-defining layer 33 is formed over the second III-N layer 12, the electrode-defining layer 33 including a recess in which anode contact 39 is subsequently formed, extending through the entire thickness of the electrode-defining layer 33. The electrode-defining layer is typically between about 0.1 microns and 5 microns thick, such as about 0.85 microns thick. The electrode-defining layer 33 can have a composition that is substantially uniform throughout. The electrode-defining layer 33 is formed of an insulator, such as SiN_x. An anode contact 39 formed in the recess contacts the upper surface of the second III-N layer 12 in region 41 of the device. The anode contact 39 includes an extending portion 34, lying over a portion of the electrode-defining layer 33, that functions as a field plate. The anode contact 39 is deposited conformally in the recess in the electrode-defining layer 33 with the extending portion 34 over a sidewall 43 of the recess, the sidewall 43 extending from the portion of the electrodedefining layer 33 which is closest to region 41 (i.e., point 44) all the way to the point 45 at the top of the electrode-defining layer 33 just beyond where the electrode-defining layer 33 becomes substantially flat. Hence, the profile of the extending portion is at least partially determined by the profile of the sidewall 43. A single cathode contact 28 is formed which contacts the 2DEG 19 and is in close proximity to at least a portion of anode contact 39. The anode contact 39 is a Schottky contact, and the single cathode contact 28 is an ohmic

As used herein, the term "single cathode contact" refers to either a single metallic contact which serves as a cathode, or to a plurality of contacts serving as cathodes which are electrically connected such that the electric potential at each contact is about the same, or is intended to be the same, during device operation. In the cross-sectional view of FIG. 5, while there appear to be two cathode contacts, the two contacts are in fact electrically connected so as to form a single cathode contact 28. This is shown more clearly in FIG. 6, which is a plan view diagram of the diode of FIG. 5. As used herein, two or more contacts or other elements are said to be "electrically connected" if they are connected by a material which is suf-

ficiently conducting to ensure that the electric potential at each of the contacts or other elements is about the same, or is intended to be the same, at all times during operation.

FIG. 6 is a plan view (top view) of an electrode configuration that may be used in the device of FIG. 5, and includes 5 alternating "fingers" of cathode contact 28 and anode contact 39, connected to cathode and anode contact pads shown on the top and bottom, respectively, of FIG. 6. While the crosssectional view of FIG. 5 only illustrates a single anode finger and two cathode fingers, additional cathode and anode fingers 10 can be added, as shown in FIG. 6.

Referring back to FIG. 5, the diode may also optionally include a passivation layer 22 which contacts the III-N material surface at least between the anode and cathode contacts 39 and 28, respectively, and an additional dielectric layer 21 15 between the passivation layer 22 and the electrode-defining layer 33. The device may also include additional III-N layers (not shown), for example a III-N buffer layer between the first III-N layer 11 and the substrate 10, or a III-N layer such as AlN between the first III-N layer 11 and the second III-N 20

The diode in FIG. 5 operates as follows. When the voltage at the anode contact 39 is less than that at the cathode contact 28, such that the Schottky junction between anode contact 39 and III-N layer 12 is reverse biased, the diode is in the OFF 25 state with only a small reverse bias current flowing between the anode and cathode. Ideally, the reverse bias current is as small as possible. When the voltage at the anode contact 39 is greater than that at the cathode contact 28, the Schottky junction between anode contact 39 and III-N layer 12 is forward 30 biased, and the diode is in the ON state. In this state, a substantial electron current flows from the cathode contact 28 predominantly through the 2DEG 19 and then through the forward biased Schottky junction into the anode contact 39. At least 99% of the total forward bias current flows from the 35 anode to the cathode through the Schottky barrier and through the 2DEG channel. A small amount of leakage current can flow through other paths, such as along the surface of the

As stated earlier, III-N layers 11 and 12 have different 40 compositions from one another. The compositions are selected such that the second III-N layer 12 has a larger bandgap than the first III-N layer 11, which helps enable the formation of 2DEG 19. If III-N layers 11 and 12 are composed of III-N material oriented in a non-polar or semi-polar 45 orientation, then doping all or part of the second semiconductor layer 12 with an n-type impurity may also be required to induce the 2DEG 19. If the III-N layers 11 and 12 are oriented in a polar direction, such as the [0 0 0 1] (i.e., group III-face) orientation, then 2DEG 19 may be induced by the polariza- 50 tion fields without the need for any substantial doping of either of the III-N layers, although the 2DEG sheet charge concentration can be increased by doping all or part of the second III-N layer 12 with an n-type impurity. Increased they can reduce the diode on-resistance, but they can also lead to lower reverse breakdown voltages. Hence the 2DEG sheet charge concentration preferably is optimized to a suitable value for the application in which the diode is used.

III-N materials can be used for layers 11 and 12, the compositions of these layers being chosen such that the requirements for layers 11 and 12 are satisfied. As an example, III-N layer 11 can be GaN and III-N layer 12 can be AlGaN or AlInGaN, whereas layer 12 can be n-doped or can contain no significant concentration of doping impurities. In the case that 65 layer 12 is undoped, the induced 2DEG results from the difference in polarization fields between layers 11 and 12.

The III-N material configurations for the diode described above can also be used in a III-N HEMT device, as seen, for example, in FIGS. 1, 3, and 4. Hence, the diodes described herein can be integrated with III-N HEMT devices onto a single chip, thereby simplifying the fabrication process and reducing cost of circuits that require both diodes and HEMTs.

Substrate 10 can be any suitable substrate upon which III-N layers 11 and 12 can be formed, for example silicon carbide (SiC), silicon, sapphire, GaN, AlN, or any other suitable substrate upon which III-N devices can be formed. In some implementations, a III-N buffer layer (not shown) such as AlGaN or AlN is included between substrate 10 and semiconductor layer 11 to minimize material defects in layers 11 and 12.

The diode of FIG. 5 optionally includes a passivation layer 22 and an additional dielectric layer 21. Passivation layer 22, formed of an insulating dielectric material, such as SiN_x, atop the second III-N layer 12, maintains effective passivation of the uppermost III-N surface of the device. As used herein, a "passivation layer" refers to any layer or combination of layers grown or deposited on a surface of a semiconductor layer in a semiconductor device which can prevent or suppress voltage fluctuations at the surface during device operation, thereby preventing or suppressing dispersion. For example, a passivation layer may prevent or suppress the formation of surface/interface states at the uppermost III-N surface, or it may prevent or suppress the ability of surface/ interface states to trap charge during device operation. Additional dielectric layer 21, which is optionally included between passivation layer 22 and electrode-defining layer 33, can simplify device fabrication by serving as an etch stop layer. Additional dielectric layer 21 can be formed of a material for which an etch chemistry exists that can etch the material of electrode-defining layer 33 but will not substantially etch the material of additional dielectric layer 21. Additionally, because the anode contact 39 is in contact with the underlying III-N materials, the recess in the electrode-defining layer 33 also extends entirely through the additional dielectric layer 21 and the passivation layer 22. In some implementations, passivation layer 22 and the additional dielectric layer 21 are omitted, and electrode-defining layer 33 maintains effective passivation of the uppermost III-N surface of the device.

Dispersion refers to a difference in observed current-voltage (1-V) characteristics when the device is operated under RF or switching conditions, as compared to when the device is operated under DC conditions. In III-N devices, effects such as dispersion are often caused by voltage fluctuations at uppermost III-N surfaces, the result of charging of the surface states during device operation. Accordingly, a passivation layer such as layer 22 prevents or suppresses dispersion by preventing or suppressing voltage fluctuations at the uppermost III-N surface.

Referring to the diode of FIG. 5, when passivation layer 22 2DEG sheet charge concentrations can be beneficial in that 55 is included, electrode-defining layer 33 in combination with passivation layer 22 maintains effective passivation of the uppermost III-N surface of the device. When an additional dielectric layer 21, such as AlN is included between the passivation layer 22 and electrode-defining layer 33, the additional dielectric layer 21 may need to be made thin enough, such as thinner than about 20 nm, thinner than about 10 nm, or thinner than about 5 nm, to ensure that effective passivation of the uppermost III-N surface is still maintained. Too thick an additional dielectric layer 21, such as greater than about 20 nm, can degrade the passivation effects of layers 22 and 33.

> The portion 35 of anode contact 39 that is formed upon the surface of III-N layer 12 forms a Schottky contact to layer 12.

Cathode contact 28 contacts the 2DEG 19 in ohmic region 49, forming a substantially ohmic contact. Cathode contact 28 can contact the 2DEG 19 in a number of ways. For example, a metal or combination of metals can be deposited in ohmic contact region 49 upon the surface of layer 12, followed by a 5 thermal anneal which results in the deposited metal forming a metallic alloy with the underlying semiconductor material. Other methods by which the 2DEG can be contacted include, but are not limited to, ion implantation of n-type dopants into ohmic region 49, followed by a metal deposition atop this region, or by etching away the material in ohmic contact region 49 and regrowing n-type material, followed by a metal deposition atop this region. Anode contact 39 and cathode contact 28 may be any arbitrary shape, although the shape is ideally optimized to minimize the device area required for a 15 given forward current.

The sidewall 43 (and hence also the extending portion 34 of the anode contact 39) includes a plurality of steps 46. FIG. 5 illustrates the case where three steps 46 are included. The horizontal width of the uppermost step is defined to be the 20 average width of the other steps in the structure. Hence, the end of the sidewall 43 closest to the cathode contact 28 (i.e., the position of point 45) is defined to be at the end of the uppermost step. The sidewall 43 has an effective slope, which is equal to the slope of the dashed line 47 which passes 25 through point 44 to point 45. As such, the sidewall 43 forms an effective angle 36 with the uppermost surface of the underlying III-N material structure.

For a given thickness of the electrode-defining layer 33, a smaller effective angle 36 tends to correspond to a smaller 30 peak electric field in the underlying device. Hence, a smaller effective angle 36 tends to result in a device with a larger breakdown voltage and improved reliability at higher operating voltages. For example, a device designed to operate at a reverse bias of about 50V or 100V may require an effective 35 angle 36 which is about 40 degrees or smaller. A device designed to operate at a reverse bias of about 200V may require an effective angle 36 which is about 20 degrees or smaller, and a device designed to operate at a reverse bias of about 300V or 600V may require an effective angle 36 which 40 is about 10 degrees or smaller. While slant field plate structures with angles which are about 40 degrees or smaller tend to be difficult to manufacture reproducibly, especially as the electrode-defining layer 33 is made thicker, stepped field plate structures, such as those shown in FIG. 5, can be much 45 more easily manufactured reproducibly with effective angles which are about 40 degrees or smaller.

As seen in FIG. 5, each of the steps 46 includes two surfaces (although the steps could each include additional surfaces). A first surface of the step 46 is substantially parallel to 50 the uppermost surface of the III-N material structure, while a second surface is at an angle relative to the uppermost surface of the III-N material structure. The second surface of the step 46 can be substantially perpendicular to the uppermost surface of the III-N material structure, or the second surface can 55 be slanted, for example forming an angle between about 5 degrees and 85 degrees with the uppermost surface of the III-N material structure. While it may be simpler to manufacture a step 46 where the second surface is substantially perpendicular to the uppermost surface of the III-N material 60 structure, making the second surface slanted may be preferable, as this can further reduce the peak electric field in the underlying device, as well as allowing for a smaller effective angle 36 of the sidewall 43 relative to the uppermost surface of the III-N material structure.

Another implementation is shown in FIG. 7. The diode in FIG. 7 is similar to that of FIG. 5, but the recess in the

10

electrode-defining layer 33 further extends into the III-N materials. As shown, the recess can extend at least through the 2DEG 19, such that the anode contact 39 is in direct contact with the first III-N layer 11 at the bottom of the recess. Furthermore, it has been found that the depth of the recess containing anode contact 39 in FIG. 7 (that is, its depth below the 2DEG 19) can control or vary shifts in the forward operating voltage Von, and correspondingly the reverse bias current I_{reverse}, of the device. Changing the depth of the aperture modifies the electric field profile in the III-N materials near the portion of 2DEG 19 modulated by the voltage on the anode contact 39. A deeper recess reduces the peak electric field in the region near 2DEG 19 in much the same way as a conventional field plate, thereby leading to devices with higher forward operating voltages V_{on} , lower reverse bias currents $I_{\it reverse}$, and/or higher reverse breakdown voltages.

A III-N HEMT transistor which makes use of the stepped field plate structure of the diodes shown in FIGS. 5 and 7 to allow for high voltage operation as well as simplified and reproducible manufacturing procedures is shown in FIG. 8. As with the diodes of FIGS. 5 and 7, the III-N HEMT of FIG. 8 includes a substrate 10, a first III-N layer 11 on top of the substrate, and a second III-N layer 12 on top of the first III-N layer. III-N layers 11 and 12 have different compositions from one another, the compositions selected such that a two-dimensional electron gas (2DEG) 19 (illustrated by a dashed line), i.e., a conductive channel, is induced in the first III-N layer 11 near the interface between the first and second III-N layers 11 and 12, respectively. An electrode-defining layer 33 is formed over the second III-N layer, the electrode-defining layer 33 including a recess which extends through the entire thickness of the electrode-defining layer 33. The electrodedefining layer 33 is typically between about 0.1 microns and 5 microns thick, such as about 0.85 microns thick. The electrode-defining layer 33 can have a composition that is substantially uniform throughout. The electrode-defining layer 33 is formed of an insulator, such as SiN_x.

A gate 59 is formed in the recess. The gate 59 includes an active gate portion 61 in gate region 51 of the device, as well as an extending portion 54 which is over a portion of the electrode-defining layer in the drain access region 53, the extending portion 54 functioning as a field plate. The gate 59 is deposited conformally in the recess in the electrode-defining region with the extending portion over a sidewall 43 of the recess, the sidewall 43 extending from the portion of the electrode-defining layer 33 which is closest to region 51 (i.e., point 44) all the way to the point 45 at the top of the electrodedefining layer 33, just beyond where the electrode-defining layer 33 becomes substantially flat. Hence, the profile of the extending portion is at least partially determined by the profile of the sidewall 43. Source and drain contacts 14 and 15, respectively, are on opposite sides of the gate 59 and form ohmic contacts to the 2DEG channel 19. The device may also include additional III-N layers (not shown), for example a III-N buffer layer between the first III-N layer 11 and the substrate 10, or a III-N layer such as AlN between the first III-N layer 11 and the second III-N layer 12.

The III-N HEMT of FIG. 8 has a gate region 51, source and drain access regions 52 and 53, respectively, on opposite sides of the gate region, and ohmic regions 56. The source access region 52 is between the source contact 14 and portion 61 of the gate, and the drain access region 53 is between the drain contact 15 and portion 61 of the gate. As with the diodes of FIGS. 5 and 7, the III-N HEMT of FIG. 8 can also include a passivation layer 22 which contacts the III-N material surface at least in the access regions, and an additional dielectric layer 21 between the passivation layer 22 and the electrode-defin-

ing layer 33. However, as shown in FIG. 8, the recess in the electrode-defining layer 33 can extend through the entire thickness of the additional dielectric layer 21 but not through the passivation layer 22. Hence, passivation layer 22 can be between the III-N materials and portion 61 of the gate 59 in 5 the gate region 51, thereby serving as a gate insulator. A gate insulator can help prevent gate leakage currents in the HEMT.

11

The III-N HEMT of FIG. 8 can be an enhancement-mode (i.e., normally off, with a threshold voltage greater than 0V) or a depletion-mode (i.e., normally on, with a threshold volt- 10 age less than 0V) device. Other configurations for the III-N HEMT of FIG. 8 are also possible. For example, in one implementation, the recess in the electrode-defining layer 33 only extends partially through the thickness of the electrodedefining layer 33, such that a portion of the electrode-defining layer 33 is between the III-N materials and portion 61 of the gate (not shown). In this case, electrode-defining layer 33 can also function as a gate insulator, and it may be possible to omit the passivation layer 22 and/or the additional dielectric layer 21. In another implementation, the recess in the electrode- 20 defining layer 33 additionally extends through the entire thickness of the passivation layer 22, and the gate 59 directly contacts the underlying III-N material (not shown). In yet another implementation, the recess further extends into the III-N materials (not shown), such as through the 2DEG 19, as 25 with the diode of FIG. 7. In the case where the recess extends through the 2DEG 19, the HEMT can be an enhancementmode device.

More implementations of devices with stepped field plate structures are shown in FIGS. 9 and 10. FIG. 9 shows a 30 cross-sectional view of a diode similar to the device in FIG. 5, but which is fabricated on III-N semiconductor material that is either oriented in the N-polar [0 0 0 1bar] direction or is a nitrogen-terminated semipolar material. That is, the face of the III-N materials furthest from the substrate is either a $[0\ 0\ 35]$ 0 1bar] face or is a nitrogen-terminated semipolar face. The device includes a substrate 200 which is suitable for growth of N-polar or semipolar III-N materials. Layer 201 is a buffer layer, such as GaN or AlN, which reduces the defect density in the overlying III-N material. In some cases, it is possible to 40 omit layer 201 and grow III-N layer 204 directly on the substrate 200. The composition of III-N layers 204 and 202 are chosen such that a 2DEG 19 can be induced in layer 202 near the interface between layers 202 and 204. For example, layer 204 can be AlGaN or AlInGaN, and layer 202 can be 45 GaN. An additional III-N layer (not shown), such as a layer of AlN, can be included between III-N layers 204 and 202. Electrode-defining layer 33 is similar to or the same as that used in the diode of FIG. 5. Anode contact 39, which is formed in the recess in the electrode-defining layer 33, con-50 tacts the surface of III-N layer 202 opposite the substrate 200. A single cathode contact 28 is formed which contacts the 2DEG 19 and is in close proximity to at least a portion of anode contact 39. The anode contact 39 is a Schottky contact, and the single cathode contact 28 is an ohmic contact. As in 55 the diode of FIG. 5, a passivation layer 22, such as a layer of SiN_x, can be included on the uppermost surface of the III-N material structure, and an additional dielectric layer 21, such as a layer of AlN, can be included between the electrodedefining layer 33 and the passivation layer 22. Similarly to the 60 diode of FIG. 7, the recess containing the anode contact 39 can also extend into the III-N material structure (not shown), for example extending through the 2DEG 19, and the anode contact 39 can contact III-N layer 204 at the bottom of the

FIG. 10 shows a cross-sectional view of a III-N HEMT transistor similar to the device of FIG. 8, but which is fabri-

12

cated on III-N semiconductor material that is either oriented in the N-polar [0 0 0 1bar] direction or is a nitrogen-terminated semipolar material. The device includes a substrate 200 which is suitable for growth of N-polar or semipolar III-N materials. Layer 201 is a buffer layer, such as GaN or AlN, which reduces the defect density in the overlying III-N material. In some cases, it is possible to omit layer 201 and grow III-N layer 204 directly on the substrate 200. The composition of III-N layers 204 and 202 are chosen such that a 2DEG 19 can be induced in layer 202 near the interface between layers 202 and 204. For example, layer 204 can be AlGaN or AlIn-GaN, and layer 202 can be GaN. An additional III-N layer (not shown), such as a layer of AlN, can be included between III-N layers 204 and 202. Electrode-defining layer 33, which again includes a recess, is similar to or the same as that of FIG. 8. A gate 59 is formed in the recess. The gate 59 includes an active gate portion 61 in gate region 51 of the device, as well as an extending portion 54 which is over a portion of the electrode-defining layer in the drain access region 53, the extending portion 54 functioning as a field plate. The gate 59 is deposited conformally in the recess in the electrode-defining region with the extending portion over a sidewall 43 of the recess, the sidewall 43 extending from the portion of the electrode-defining layer 33 which is closest to region 51 (i.e., point 44) all the way to the point 45 at the top of the electrodedefining layer 33, just beyond where the electrode-defining layer 33 becomes substantially flat. Hence, the profile of the extending portion is at least partially determined by the profile of the sidewall 43. Source and drain contacts 14 and 15, respectively, are on opposite sides of the gate 59 and form ohmic contacts to the 2DEG channel 19.

As in the HEMT of FIG. **8**, a passivation layer **22**, such as a layer of SiN_x, can be included on the uppermost surface of the III-N material structure, and an additional dielectric layer **21**, such as a layer of AlN, can be included between the electrode-defining layer **33** and the passivation layer **22**. As shown in FIG. **10**, the recess in the electrode-defining layer **33** can extend through the entire thickness of the additional dielectric layer **21** but not through the passivation layer **22**, such that passivation layer **22** also serves as a gate insulator.

The III-N HEMT of FIG. 10 can be an enhancement-mode (i.e., normally off, with a threshold voltage greater than 0V) or a depletion-mode (i.e., normally on, with a threshold voltage less than 0V) device. Other configurations for the III-N HEMT of FIG. 10 are also possible. For example, in one implementation, the recess in the electrode-defining layer 33 only extends partially through the thickness of the electrodedefining layer 33, such that a portion of the electrode-defining layer 33 is between the III-N materials and portion 61 of the gate (not shown). In this case, electrode-defining layer 33 can also function as a gate insulator, and it may be possible to omit the passivation layer 22 and/or the additional dielectric layer 21. In another implementation, the recess in the electrodedefining layer 33 additionally extends through the entire thickness of the passivation layer 22, and the gate 59 directly contacts the underlying III-N material (not shown). In yet another implementation, the recess further extends into the III-N materials (not shown), such as through the 2DEG 19, as in the diode of FIG. 7.

A method of forming the device of FIG. 5 is illustrated in FIGS. 11-20. Referring to FIG. 11, III-N material layers 11 and 12 are formed on substrate 10, for example by metalorganic chemical vapor deposition (MOCVD) or molecular beam epitaxy (MBE). Passivation layer 22, formed over the III-N material layers 11 and 12, is then deposited by methods such as MOCVD or plasma enhanced chemical vapor deposition (PECVD). Next, as seen in FIG. 12, a cathode contact

28 is formed which contacts the 2DEG 19 induced in the III-N material layers. Cathode contact 28 can be formed in a number of ways. For example, a metal or combination of metals can be deposited, for example by evaporation, sputtering, or CVD, in ohmic contact region 49 upon the surface of layer 12, 5 followed by a thermal anneal which results in the deposited metal forming a metallic alloy with the underlying semiconductor material. Alternatively, n-type dopants can be ion implanted into ohmic region 49, followed by a metal deposition by evaporation, sputtering, or CVD, atop this region. Or 10 the material in ohmic contact region 49 can be etched away, n-type material can be regrown in this region by MOCVD or MBE, and metal can then be deposited atop this region.

As seen in FIG. 13, the additional dielectric layer 21 and electrode-defining layer 33 are then deposited over passivation layer 22, for example by PECVD, sputtering, or evaporation. A recess is then etched through the electrode-defining layer, for example by reactive ion etching RIE or inductively coupled plasma (ICP) etching. The procedure for forming the recess is illustrated in FIGS. 14-19.

Referring to FIG. 14, a photoresist masking layer 71 is patterned on the electrode-defining 33 to have an opening 72. Patterning can be performed by standard lithography procedures. The photoresist in the masking layer 71 is then redistributed, for example by thermally annealing the structure, 25 resulting in the photoresist profile shown in FIG. 15. The anneal is performed at a temperature that does not damage the photoresist layer 71 or any of the underlying layers. As illustrated in FIG. 15, following the redistribution of the photoresist, the photoresist masking layer has slanted sidewalls 73. 30 The resulting profile of the photoresist layer 71 and the sidewalls 73 can be controlled by varying anneal conditions, such as anneal time, anneal temperature, and the chemistry of the ambient gas in which the anneal is performed. For example, a longer anneal time or a higher temperature may result in a 35 smaller slope in the sidewalls 73.

Referring to FIG. 16, the recess in the electrode-defining layer 33 is then partially formed by performing a first etch employing an etch chemistry that etches both the photoresist in layer 71 and the material of the electrode-defining layer 33. 40 For example, if the electrode-defining layer 33 is SiN_x , the first etch can be performed by Reactive Ion Etching (RIE) or Inductively Coupled Plasma (ICP) etching using an etch chemistry that includes O_2 and SF_6 . In some implementations, the first etch is a substantially anisotropic etch.

As illustrated in FIG. 17, a second etch is then performed which etches the photoresist masking layer 71 without substantially etching the electrode-defining layer 33, thereby increasing the width of the opening 72. For example, if the electrode-defining layer 33 is SiN_x, the second etch can be 50 performed by Reactive Ion Etching (RIE) or Inductively Coupled Plasma (ICP) etching using an etch chemistry that includes only O_2 . In some implementations, the second etch is a substantially isotropic etch. A third etch is then performed which, like the first etch, utilizes an etch chemistry that etches 55 both the photoresist in layer 71 and the material of the electrode-defining layer 33, resulting in the profile of FIG. 18. The photoresist etch procedure, followed by the procedure for etching both layers 71 and 33, are then repeated multiple times, until the recess extends all the way through the electrode-defining layer 33, resulting in the aperture having a stepped sidewall. The photoresist masking layer 71 is then removed, for example by a solvent clean, resulting in the profile shown in FIG. 19. Additional dielectric layer 21 can be formed of a material that is not substantially etched by the 65 etch procedure used to etch the recess in the electrode-defining layer 33.

14

Referring to FIG. 20, the portion of the additional dielectric layer 21 which is adjacent to the recess in electrode-defining layer 33 is then removed, for example by performing an etch which etches the material of the additional dielectric layer 21 but does not etch the material of electrode-defining layer 33 or passivation layer 22. For example, when layers 33 and 22 are both SiN, and layer 21 is AlN, the portion of layer 21 adjacent to the recess in electrode-defining layer 33 can be chemically etched in a base, such as a photoresist developer. Next, a portion of the passivation layer 22 adjacent to the recess is etched, for example by RIE or ICP etching, resulting in the structure of FIG. 20. Finally, electrode 39 is deposited conformally in the recess, for example by evaporation, sputtering, or CVD, and optionally the portion of layers 21 and 33 which are over the cathode contact 18 are removed, such as by chemical wet etching, or by RIE or ICP etching, resulting in the diode of FIG. 5.

The slanted angle of the sidewalls of each step structure in the recess through the electrode-defining layer 33 results from the slanted sidewall of the photoresist masking layer 71, as illustrated in FIG. 15. If a vertical sidewall is desired instead of a slanted sidewall for each step structure, then the photoresist redistribution procedure described above can be omitted, or altered to change the resulting photoresist profile.

The devices of FIGS. 7-10 can be formed using slightly modified versions of the methods described above. For example, the device of FIG. 7 can be formed using the procedures described above, with one additional step. Once the recess extends through the passivation layer 22 to the uppermost surface of the III-N materials, and prior to deposition of electrode 39, the structure can be etched using an etch chemistry that etches III-N materials at a higher etch rate than that of the materials used for electrode-defining layer 33 and passivation layer 22. For example, when electrode-defining layer 33 and passivation layer 22 are both SiN_x, a Cl₂ RIE or ICP etch can be performed, resulting in the recess extending into the III-N material structure. The device of FIG. 8 can be formed using the procedures described above, with the exceptions that source and drain ohmic contacts 14 and 15, respectively, are formed in place of the cathode contact 18, and the step of etching the passivation layer 22 is omitted. The procedures for forming the devices of FIGS. 9 and 10 are the same as the procedures for forming those of FIGS. 5 and 8, respectively, with the exception that the III-N layers formed 45 on the substrate in FIGS. 9 and 10 have a different crystallographic orientation as compared to the III-N layers formed on the substrate in FIGS. 5 and 8.

A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the techniques and devices described herein. Features shown in each of the implementations may be used independently or in combination with one another. Accordingly, other implementations are within the scope of the following claims.

What is claimed is:

1. A III-N semiconductor device, comprising:

an electrode-defining layer having a thickness on a surface of a III-N material structure, the electrode-defining layer having a recess with a sidewall, the sidewall comprising a plurality of steps, wherein a portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width; and

an electrode in the recess, the electrode including an extending portion over the sidewall, a portion of the

- electrode-defining layer being between the extending portion and the III-N material structure; wherein
- at least one of the steps in the sidewall has a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is slanted; 5 and
- the sidewall forms an effective angle of about 40 degrees or less relative to the surface of the III-N material structure.
- 2. The device of claim 1, wherein the III-N material structure comprises a first III-N material layer, a second III-N material layer, and a 2DEG channel induced in the first III-N material layer adjacent to the second III-N material layer as a result of a compositional difference between the first III-N material layer and the second III-N material layer.
- 3. The device of claim 2, wherein the first III-N material layer includes GaN.
- **4**. The device of claim **3**, wherein the second III-N material layer includes AlGaN or AlInGaN.
- 5. The device of claim 2, further including a third III-N 20 voltage device. material layer between the first III-N material layer and the second III-N material layer.

 30. The device about 20 degrees 20 degrees
- **6**. The device of claim **5**, wherein the third III-N material layer comprises AIN.
- 7. The device of claim 2, wherein the first III-N material ²⁵ layer and the second III-N material layer are group-III terminated semipolar layers, and the second III-N material layer is between the first III-N material layer and the electrode-defining layer.
- **8**. The device of claim **2**, wherein the first III-N material layer and the second III-N material layer are N-face or [0 0 0 1bar] oriented or nitrogen-terminated semipolar layers, and the first III-N material layer is between the second III-N material layer and the electrode-defining layer.
- 9. The device of claim 2, wherein the recess extends through the entire thickness of the electrode-defining layer.
- 10. The device of claim 9, wherein the recess extends into the III-N material structure.
- 11. The device of claim 10, wherein the recess extends $_{40}$ through the 2DEG channel.
- 12. The device of claim 10, wherein the recess extends at least 30 nanometers into the III-N material structure.
- 13. The device of claim 1, wherein the second surface forms an angle of between 5 and 85 degrees with the surface 45 of the III-N material structure.
- **14**. The device of claim **1**, wherein the recess extends partially through the thickness of the electrode-defining layer.
- 15. The device of claim 1, wherein the electrode-defining layer has a composition that is substantially uniform throughout.
- 16. The device of claim 1, wherein the electrode-defining layer comprises SiN_x.
- 17. The device of claim 1, wherein a thickness of the electrode-defining layer is between about 0.1 microns and 5 55 microns.
- 18. The device of claim 1, further comprising a dielectric passivation layer between the III-N material structure and the electrode-defining layer, the dielectric passivation layer directly contacting a surface of the III-N material adjacent to 60 layer includes GaN. the electrode.

 36. The device of elayer includes GaN. the device of elayer includes GaN.
- 19. The device of claim 18, wherein the dielectric passivation layer comprises SiN_x .
- 20. The device of claim 18, wherein the dielectric passivation layer is between the electrode and the III-N material structure, such that the electrode does not directly contact the III-N material structure.

16

- 21. The device of claim 18, further comprising an additional insulating layer between the dielectric passivation layer and the electrode-defining layer.
- 22. The device of claim 21, wherein the additional insulating layer comprises AlN.
- 23. The device of claim 21, wherein the additional insulating layer is less than about 20 nanometers thick.
- **24**. The device of claim **1**, wherein the extending portion of the electrode functions as a field plate.
- **25**. The device of claim 1, wherein the electrode is an anode, and the device is a diode.
- **26**. The device of claim **1**, wherein the electrode is a gate, and the device is a transistor.
- 5 27. The device of claim 26, wherein the device is an enhancement-mode device.
 - 28. The device of claim 26, wherein the device is a depletion-mode device.
- 29. The device of claim 1, wherein the device is a high-voltage device
- **30**. The device of claim **1**, wherein the effective angle is about 20 degrees or less, and a breakdown voltage of the device is about 100V or larger.
- **31**. The device of claim 1, wherein the effective angle is about 10 degrees or less, and a breakdown voltage of the device is about 300V or larger.
- 32. The device of claim 1, wherein at least one of the steps has a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is substantially perpendicular to the surface of the III-N material structure.
- **33**. The device of claim **1**, wherein the extending portion directly contacts the sidewall.
 - 34. A III-N semiconductor device, comprising:
 - an electrode-defining layer having a thickness on a surface of a III-N material structure, the electrode-defining layer having a recess with a sidewall, the sidewall comprising a plurality of steps, wherein a portion of the recess distal from the III-N material structure has a first width, and a portion of the recess proximal to the III-N material structure has a second width, the first width being larger than the second width; and
 - an electrode in the recess, the electrode including an extending portion over the sidewall, a portion of the electrode-defining layer being between the extending portion and the III-N material structure; wherein
 - at least one of the steps in the sidewall has a first surface that is substantially parallel to the surface of the III-N material structure and a second surface that is slanted, the second surface forming an angle of between 5 and 85 degrees with the surface of the III-N material structure.
- 35. The device of claim 34, wherein the III-N material structure comprises a first III-N material layer and a second III-N material layer, wherein a 2DEG channel is induced in the first III-N material layer adjacent to the second III-N material layer as a result of a compositional difference between the first III-N material layer and the second III-N material layer.
- 36. The device of claim 35, wherein the first III-N material layer includes GaN.
- 37. The device of claim 36, wherein the second III-N material layer includes AlGaN or AlInGaN.
- 38. The device of claim 35, wherein the first III-N material layer and the second III-N material layer are N-face or [0 0 0 1bar] oriented or nitrogen-terminated semipolar layers, and the first III-N material layer is between the second III-N material layer and the electrode-defining layer.

- **39**. The device of claim **35**, wherein the recess extends through the entire thickness of the electrode-defining layer.
- **40**. The device of claim **39**, wherein the recess extends into the III-N material structure.
- **41**. The device of claim **34**, wherein the recess extends 5 partially through the thickness of the electrode-defining layer.
- **42**. The device of claim **34**, further comprising a dielectric passivation layer between the III-N material structure and the electrode-defining layer, the dielectric passivation layer directly contacting a surface of the III-N material adjacent to 10 the electrode.
- **43**. The device of claim **42**, wherein the dielectric passivation layer is between the electrode and the III-N material structure, such that the electrode does not directly contact the III-N material structure.
- **44**. The device of claim **43**, further comprising an additional insulating layer between the dielectric passivation layer and the electrode-defining layer.
- **45**. The device of claim **44**, wherein the additional insulating layer comprises AlN.

* * * * *